View ST8024_4724890.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ST8024
COM/SEG LCD Driver
Datasheet
Version 2.1 2009/08/19
Note: Sitronix Technology Corp. reserves the right to change the contents in this document without prior notice. This is not a final specification. Some parameters are subject to change.
ST8024
1
FEATURES
Number of LCD drive outputs: 240 Supply voltage for LCD drive: +15.0 to +30.0 V Supply voltage for the logic system: +2.5 to +5.5 V Low power consumption Low output impedance
(Segment mode) Shift clock frequency 20MHz(MAX.): VDD = +5.0 0.5V 15MHz(MAX.): VDD = +3.0 to + 4.5V 12MHz(MAX.): VDD = +2.5 to + 3.0V Adopts a data bus system 4-bit/8-bit parallel input modes are selectable with a mode (MD) pin Automatic transfer function of an enable signal Automatic counting function which, in the chip selection mode, causes the internal clock to be stopped by automatically counting 240 bits of input data Line latch circuits are reset when /DISPOFF active
(Common mode) Shift clock frequency: 4 MHz (MAX.) Built-in 240-bit bi-directional shift register (divisible into 120 bits x 2) Available in a single mode (240-bit shift register) or in a dual mode (120-bit shift register x 2) Y1->Y240 Single mode Y240->Y1 Single mode Y1->Yl20, Y121->Y240 Dual mode Y240->Y121, Yl20->Y1 Dual mode The above 4 shift directions are pin-selectable Shift register circuits are reset when /DISPOFF active
2
DESCRIPTION
The ST8024 is a 240-output segment/common driver IC suitable for driving large/medium scale dot matrix LCD panels, and is used in personal computers/work stations. The ST8024 is good both as a segment driver and a common driver, and it can create a low power consuming, high-resolution LCD.
Ver 2.1
Page 2/28
2009/08/19
ST8024
3
BLOCK DIAGRAM
V0R V12R V43R VSS Y1 Y2 Y239 Y240
FR /DISPOFF
LEVEL SHIFTER
VSS 240-BIT 4-LEVEL DRIVER 240 V43L V12L V0L
EIO1 EIO2
ACTIVE CONTROL
240-BIT LEVEL SHIFTER 240 240-BIT LINE LATCH/SHIFT REGISTER 16
8 BIT DATA LATCH
16
16
LP XCK
CONTROL LOGIC 8
L/R MD S/C SP CONVERSION & DATA CONTROL (4 to 8 or 8 to 8)
DATA CONTROL
DI0
DI1
DI2
DI3
DI4
DI5
DI6
DI7
VDD
VSS
4
FUNCTIONAL OPERATIONS OF EACH BLOCK
BLOCK
FUNCTION In case of segment mode, controls the selection or non-selection of the chip. Following an LP signal input, and after the chip selection signal is input, a selection signal is generated internally until 240 bits of data have been read in. Once data input has been Active Control completed, a selection signal for cascade connection is output, and the chip is non-selected. In case of common mode, controls the input/output data of bi-directional pins. In case of segment mode, keeps input data which are 2 clocks of XCK at 4-bit parallel SP Conversion input mode in latch circuit, or keeps input data which are 1 clock of XCK at 8-bit parallel & Data Control input mode in latch circuit; after that they are put on the internal data bus 8 bits at a time. In case of segment mode, selects the state of the data latch which reads in the data bus Data Latch Control signals. The shift direction is controlled by the control logic. For every 16 bits of data read in, the selection signal shifts one bit based on the state of the control circuit. In case of segment mode, latches the data on the data bus. The latch state of each LCD Data Latch drive output pin is controlled by the control logic and the data latch control; 240 bits of data are read in 30 sets of 8 bits. In case of segment mode, all 240 bits which have been read into the data latch are Line Latch/ simultaneously latched at the falling edge of the LP signal, and are output to the level shifter block. In case of common mode, shifts data from the data input pin at the falling Shift Register edge of the LP signal. Level Shifter The logic voltage signal is level-shifted to the LCD drive voltage level, and is output to the driver block. Drives the LCD drive output pins from the line latch/shift register data, and selects one of 4-Level Driver 4 levels (V0, V12, V43 or Vss) based on the S/C, FR and /DISPOFF signals. Controls the operation of each block. In case of segment mode, when an LP signal has been input, all blocks are reset and the control logic waits for the selection signal output Control Logic from the active control block. Once the selection signal has been output, operation of the data latch and data transmission is controlled, 240 bits of data are read in, and the chip is non-selected. In case of common mode, controls the direction of data shift.
Ver 2.1
Page 3/28
2009/08/19
ST8024
5
PIN DESCRIPTION (TCP TYPE)
DESCRIPTION LCD drive output Power supply for LCD drive Power supply for LCD drive Power supply for LCD drive Display data shift direction selection Power supply for logic system (+2.5 to +5.5 V) Segment mode/common mode selection Input/output for chip selection at segment mode EIO2, EIO1 I/O Shift data input/output for shift register at common mode DI0-DI6 I Display data input at segment mode DI7 I Display data input at segment mode/Dual mode data input at common mode XCK I Clock input for taking display data at segment mode /DISPOFF I Control input for output of non-select level I Latch pulse input for display data at segment mode/ LP Shift clock input for shift register at common mode FR I AC-converting signal input for LCD drive waveform MD I 4 or 8 bits mode selection input VSS P Ground (0 V) TEST1 I Connect to GND or floating PS : Detail size see TCP drawing data SYMBOL Y1-Y240 V0L, V0R V12L, V12R V43L, V43R L/R VDD S/C I/O O P P P I P I
Ver 2.1
Page 4/28
2009/08/19
ST8024
6
INPUT/OUTPUT CIRCUITS
V DD
I
To Internal Circuit Applicable Pins L/R , S/C , DI6~DI0 , /DISPOFF , LP , FR , MD
GND (0V)
Figure 6-1
Input Circuit (1)
V DD
I
To Internal Circuit Applicable Pins DI7 , XCK Control Signal
GND (0V)
GND (0V)
Figure 6-2
Input Circuit (2)
Ver 2.1
Page 5/28
2009/08/19
ST8024
V DD
I/O
To Internal Circuit Control Signal
GND (0V)
GND (0V)
VDD
Output Signal Application Pins EIO1 , EIO2
Control Signal GND (0V)
Figure 6-3 Input/Output Circuit
V0 V0 Control Signal 1
V12
Control Signal 2
O
Control Signal 3
Control Signal 4
GND (0V) V43
Figure 6-4
GND (0V)
Application Pins Y1~Y160 VSS
LCD Drive Output Circuit
Ver 2.1
Page 6/28
2009/08/19
ST8024
7
7.1
FUNCTIONAL DESCRIPTION
Pin Functions
FUNCTION Logic system power supply pin, Connected to +2.5 to +5.5 V. Ground pin, connected to 0 V. Bias power supply pins for LCD drive voltage Normally use the bias voltages set by a resistor divider Ensure that voltages are set such that VSS < V43 < V12 < V0. ViL and ViR (i = 0,12, 43) must connect to an external power supply, and supply regular voltage which is assigned by specification for each power pin Input pins for display data In 4-bit parallel mode, DI3-DI0 are the display data input pins, and DI7-DI4 must be connected to LGND or VDD. In 8-bit parallel mode, All DI7-Dl0 pins are the display data input pins. Refer to section 7.2.2. Clock input pin for taking display data Data is read at the falling edge of the clock pulse. Latch pulse input pin for display data Data is latched at the falling edge of the clock pulse. Input pin for selecting the reading direction of display data When set to LGND level "L", data is read sequentially from Y240 to Y1. When set to VDD level "H", data is read sequentially from Y1 to Y240. Refer to section 7.2.2. Control input pin for output of non-select level The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. When set to LGND level "L", the LCD drive output pins (Y1-Y240) are set to level Vss. When set to "L", the contents of the line latch are reset, but the display data are read in the data latch regardless of the condition of /DISPOFF. When the /DISPOFF function is canceled, the driver outputs non-select level (V12 or V43), then outputs the contents of the data latch at the next falling edge of the LP. At that time, if /DISPOFF removal time does not correspond to what is shown in AC characteristics, it can not output the reading data correctly. Table of truth values is shown in "TRUTH TABLE" in Functional Operations. AC signal input pin for LCD drive waveform The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. Normally it inputs a frame inversion signal. The LCD drive output pins' output voltage levels can be set using the line latch output signal and the FR signal. Table of truth values is shown in "TRUTH TABLE" in Functional Operations. Mode selection pin When set to LGND level "L", 8-bit parallel input mode is set. When set to VDD level "H", 4-bit parallel input mode is set. Refer to section 7.2.2. Segment mode/common mode selection pin When set to VDD level "H", segment mode is set. Input/output pins for chip selection When L/R input is at LGND level "L", ElO1 is set for output, and EIO2 is set for input. When L/R input is at VDD level "H", ElO1 is set for input, and EIO2 is set for output. During output, set to "H" while LP * XCK is "H" and after 240 bits of data have been read, set to "L" for one cycle (from falling edge to failing edge of XCK), after which it returns to "H". During input, the chip is selected while El is set to "L" after the LP signal is input. The chip is non-selected after 240 bits of data have been read.
(Segment mode) SYMBOL VDD VSS V0L, V0R V12L, V12R V43L, V43R
DI7-DI0
XCK LP
L/R
/DISPOFF
FR
MD
S/C
ElO1, EIO2
Ver 2.1
Page 7/28
2009/08/19
ST8024 LCD drive output pins Corresponding directly to each bit of the data latch, one level (V0, V12, V43, or VSS) is selected and output. Table of truth values is shown in "TRUTH TABLE" in Functional Operations.
Y1 -Y240
(Common mode) SYMBOL VDD VSS V0L, V0R V12L, V12R V43L, V43R
ElO1
EIO2
LP
L/R
/DISPOFF
FR
MD
DI7
S/C
FUNCTION Logic system power supply pin, connected to +2.5 to +5.5 V. Ground pin, connected to 0 V. Bias power supply pins for LCD drive voltage Normally use the bias voltages set by a resistor divider. Ensure that voltages are set such that VSS < V43 < V12 < V0. ViL and ViR (i = 0,12, 43) must connect to an external power supply, and supply regular voltage which is assigned by specification for each power pin. Shift data input/output pin for bi-directional shift register Output pin when L/R is at LGND level "L', input pin when L/R is at VDD level "H". When L/R = H, ElO1 is used as input pin, it will be pulled down. When L/R = L, ElO1 is used as output pin, it won't be pulled down. Refer to section 7.2.2. Shift data input/output pin for bi-directional shift register Input pin when L/R is at LGND level "L", output pin when L/R is at VDD level "H". When L/R = L, EIO2 is used as input pin, it will be pulled down. When L/R = H, EIO2 is used as output pin, it won't be pulled down. Refer to section 7.2.2. Shift clock pulse input pin for bi-directional shift register Data is shifted at the falling edge of the clock pulse. Input pin for selecting the shift direction of bi-directional shift register Data is shifted from Y240 to Y1 when set to LGND level "L", and data is shifted from Y1 to Y240 when set to VDD level "H". Refer to section 7.2.2. Control input pin for output of non-select level The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. When set to LGND level "L", the LCD drive output pins (Y1-Y240) are set to level LGND. When set to "L", the contents of the shift register are reset to not reading data. When the /DISPOFF function is canceled, the driver outputs non-select level (V12 or V43), and the shift data is read at the next falling edge of the LP. At that time, if /DISPOFF removal time does not correspond to what is shown in AC characteristics, the shift data is not read correctly. Table of truth values is shown in "TRUTH TABLE" in Functional Operations. AC signal input pin for LCD drive waveform The input signal is level-shifted from logic voltage level to LCD drive voltage level, and controls the LCD drive circuit. Normally it inputs a frame inversion signal. The LCD drive output pins' output voltage levels can be set using the shift register output signal and the FR signal. Table of truth values is shown in "TRUTH TABLE" in Functional Operations. Mode selection pin When set to LGND level "L", single mode operation is selected; when set to VDD level "H" dual mode operation is selected. Refer to section 7.2.2. Dual mode data input pin According to the data shift direction of the data shift register, data can be input starting from the 121st bit. When the chip is used in dual mode, DI7 will be pulled down. When the chip is used in single mode, DI7 won't be pulled down. Refer to section 7.2.2. Segment mode/common mode selection pin When set to LGND level "L", common mode is set.
Ver 2.1
Page 8/28
2009/08/19
ST8024 DI6-DI0 XCK Not used Connect DI6-DI0 to LGND or VDD, avoiding floating. Not used XCK is pulled down in common mode, so connect to LGND or open. LCD drive output pins Corresponding directly to each bit of the shift register, one level (V0, V12, V43, or VSS) is selected and output. Table of truth values is shown in "TRUTH TABLE" in Functional Operations.
Y1 -Y240
7.2 7.2.1
Functional Operations Truth table
/DISPOFF H H H H L LCD DRIVE OUTPUT VOLTAGE LEVEL (Y1-Y240) V43 VSS V12 V0 VSS
(Segment Mode) FR LATCH DATA L L L H H L H H X X
(Common Mode) FR LATCH DATA /DISPOFF LCD DRIVE OUTPUT VOLTAGE LEVEL (Y1-Y240) L L H V43 L H H V0 H L H V12 H H H VSS X X L VSS NOTES: VSS < V43 < V12 < V0 L: LGND (0 V), H: VDD (+2.5 to +5.5 V), X: Don't care "Don't care" should be fixed to "H" or "L", avoiding floating. There are two kinds of power supply (logic level voltage and LCD drive voltage) for the LCD driver. Supply regular voltage which is assigned by specification for each power pin.
Ver 2.1
Page 9/28
2009/08/19
ST8024
7.2.2
Relationship between the display data and LCD drive output Pins
(Segment Mode) 4-bit Parallel Input Mode DATA NUMBER OF CLOCKS MD L/R EIO1 EI02 INPUT 60 CLOCK 59 CLOCK 58 CLOCK ... 3 CLOCK 2 CLOCK 1 CLOCK DI0 Y1 Y5 Y9 ... Y229 Y233 Y237 Dl1 Y2 Y6 Y10 ... Y230 Y234 Y238 H L Output Input DI2 Y3 Y7 Y11 ... Y231 Y235 Y239 DI3 Y4 Y8 Y12 ... Y232 Y236 Y240 DI0 Y240 Y236 Y232 ... Y12 Y8 Y4 Dl1 Y239 Y235 Y231 ... Y11 Y7 Y3 H H Input Output DI2 Y238 Y234 Y230 ... Y10 Y6 Y2 DI3 Y237 Y233 Y229 ... Y9 Y5 Y1 8-bit Parallel Input Mode NUMBER OF CLOCKS DATA MD L/R EIO1 EI02 INPUT 30 CLOCK 29 CLOCK 28 CLOCK ... 3 CLOCK 2 CLOCK 1 CLOCK DI0 Y1 Y9 Y17 ... Y217 Y225 Y233 Dl1 Y2 Y10 Y18 ... Y218 Y226 Y234 DI2 Y3 Y11 Y19 ... Y219 Y227 Y235 DI3 Y4 Y12 Y20 ... Y220 Y228 Y236 L L Output Input DI4 Y5 Y13 Y21 Y221 Y229 Y237 DI5 Y6 Y14 Y22 Y222 Y230 Y238 DI6 Y7 Y15 Y23 Y223 Y231 Y239 DI7 Y8 Y16 Y24 Y224 Y232 Y240 DI0 Y240 Y232 Y224 ... Y24 Y16 Y8 Dl1 Y239 Y231 Y223 ... Y23 Y15 Y7 DI2 Y238 Y230 Y222 ... Y22 Y14 Y6 DI3 Y237 Y229 Y221 ... Y21 Y13 Y5 L H Input Output DI4 Y236 Y228 Y220 ... Y20 Y12 Y4 Dl5 Y235 Y227 Y219 ... Y19 Y11 Y3 DI6 Y234 Y226 Y218 ... Y18 Y10 Y2 DI7 Y233 Y225 Y217 ... Y17 Y9 Y1 (Common Mode) MD L (Single) H (Dual)
L/R L H L H
DATA TRANSFER DIRECTION Y240 Y1 Y1 Y240 Y240 Y121 Y120 Y1 Y1 Y120 Y240 Y121
EIO1 Output Input Output Input
EI02 Input Output Input Output
DI7 X X Input Input
NOTES: L: LGND (0 V), H: VDD (+2.5 to +5.5 V), X: Don't care "Don't care" should be fixed to "H" or "L", avoiding floating.
Ver 2.1
Page 10/28
2009/08/19
ST8024
7.2.3
(a)
Connection examples of plural segment drivers
When L/R = "L"
Top data Data flow Last data
Y240
EIO2
Y1
EIO1 L/R DI7-DI0
Y240
EIO2
Y1
EIO1 L/R DI7-DI0
Y240
EIO2
Y1
EIO1 L/R DI7-DI0
XCK
XCK
XCK
MD
MD
MD
FR
FR
FR
LP
LP
LP
XCK LP MD FR DI7-DI0 8
LGND
(b)
When L/R = "H"
VDD
XCK LP MD FR DI7-DI0 8 XCK L/R LGND EIO1 EIO2 LP MD FR DI7-DI0 XCK L/R EIO1 EIO2 LP MD FR DI7-DI0 XCK L/R EIO1 EIO2 LP MD FR DI7-DI0
Y1
Top data
Y240
Data flow
Y1
Y240
Y1
Y240
Last data
Ver 2.1
Page 11/28
2009/08/19
ST8024
7.2.4
Timing chart of 4-device cascade connection of segment drivers
FR
LP
XCK
TOP DATA DI7 - DI0 n* 1 2 n* 1 2 n* 1 2 n* 1 2 n* 1
LAST DATA 2
device A
device B
device C
device D
EI (device A) EO (device A)
EO (device B)
EO (device C) *n = 60 in 4-bit parallel input mode *n = 30 in 8-bit parallel input mode
Ver 2.1
Page 12/28
2009/08/19
ST8024
7.2.5
(a)
Connection examples for plural common drivers
Single Mode (L/R = "L")
First
Last
Y240
FLM EIO2
Y1
EIO1
/DISPOFF
Y240
EIO2
/DISPOFF
Y1
EIO1
Y240
EIO2
/DISPOFF
Y1
EIO1
L/R
L/R
L/R
MD
MD
MD
DI7
DI7
FR
FR
DI7
FR
LP
LP
LP
LP LGND (VDD)
LGND
/DISPOFF FR
(b)
Single Mode (L/R = "H")
FR /DISPOFF V DD LGND LGND (V DD) LP MD MD MD /DISPOFF /DISPOFF /DISPOFF DI7 DI7 DI7 LP LP LP FR EIO1 FR FR L/R L/R L/R
FLM
EIO2
EIO1
EIO2
EIO1
EIO2
Y1
Y240
Y1
Y240
Y1
Y240
First
Last
Ver 2.1
Page 13/28
2009/08/19
ST8024
(c)
Dual Mode (L/R = "L")
First
Last 1
First 2
Last 2
Y240
FLM1 EIO2
Y1
EIO1 /DISPOFF
Y240 Y121 Y120 Y1
EIO2 /DISPOFF EIO1
Y240
EIO2 /DISPOFF
Y1
EIO1
L/R
L/R
L/R
FR
FR
FR
MD
MD
MD
DI7
DI7
DI7
LP
LP
LP
LP FLM2 LGND (VDD) VDD LGND /DISPOFF FR
(d)
Dual mode (L/R = "H")
FR /DISPOFF VDD LGND LGND (VDD) FLM2 LP /DISPOFF /DISPOFF /DISPOFF DI7 DI7 DI7 LP LP LP FR EIO1 FR FR L/R L/R L/R MD MD MD
FLM1
EIO2
EIO1
EIO2
EIO1
EIO2
Y1
Y240
Y1 Y120 Y121 Y240
Y1
Y240
First 1
Last 1 First 2
Last 2
Ver 2.1
Page 14/28
2009/08/19
ST8024
8
PRECAUTIONS
Precautions when connecting or disconnecting the power supply This IC has a high-voltage LCD driver, so it may be permanently damaged by a high current which may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating. The details are as follows, When connecting the power supply, connect the LCD drive power after connecting the logic system power. Furthermore, when disconnecting the power, disconnect the logic system power after disconnecting the LCD drive power It is advisable to connect the serial resistor (50 to 100 ) or fuse to the LCD drive power V0 of the system as a current limiter. Set up a suitable value of the resistor in consideration of the display grade. And when connecting the logic power supply, the logic condition of this IC inside is insecure. Therefore connect the LCD drive power supply after resetting logic condition of this IC inside on /DISPOFF function. After that, cancel the /DISPOFF function after the LCD drive power supply has become stable. Furthermore, when disconnecting the power, set the LCD drive output pins to level LGND on /DISPOFF function. Then disconnect the logic system power after disconnecting the LCD drive power. When connecting the power supply, follow the recommended sequence shown here
VDD VDD LGND
VDD /DISPOFF LGND
V0 V0 GND
.
Ver 2.1
Page 15/28
2009/08/19
ST8024
9
ABSOLUTE MAXIMUM RATINGS
PARAMETER Supply voltage (1) Supply voltage (2) SYMBOL VDD V0 V12 V43 VSS VI APPLICABLE PINS VDD V0L, V0R V12L, V12R V43L, V43R VSS DI7-DI0, XCK, LP, L/R, FR, MD, S/C, EIO1, EIO2, /DISPOFF RATING -0.3 to +7.0 -0.3 to +33.0 -0.3 to V0 + 0.3 -0.3 to V0 + 0.3 -0.3 to V0 + 0.3 -0.3 to VDD + 0.3 UNIT V V V V V V NOTE
1,2
Input voltage
Storage temperature TSTG -45 to +125 C NOTES: 1. TA = +25 C 2. The applicable voltage on logic pins with respect to LGND, high voltage pins with VSS (0 V). 3. Stress over the "Absolute Max. Ratings" conditions will damaged the device permanently.
10
RECOMMENDED OPERATING CONDITIONS
PARAMETER SYMBOL APPLICABLE PINS MIN. TYP. MAX. UNIT NOTE Supply voltage (1) VDD VDD +2.5 +5.5 V 1, 2 Supply voltage (2) V0 V0L, V0R +15.0 +30.0 V Operating temperature TOPR -25 +85 C NOTES: 1. The applicable voltage on logic pins with respect to LGND, high voltage pins with VSS (0 V). 2. Ensure that voltages are set such that VSS < V43 < Vl2 < V0.
Ver 2.1
Page 16/28
2009/08/19
ST8024
11
11.1
ELECTRICAL CHARACTERISTICS
DC Characteristics
(Segment Mode) (LGND=VSS =GND = 0V, VDD = +2.5 ~ +5.5 V, V0 = + 15.0 ~ +30.0V, TOPR = -25 to +85C) PARAMETER SYMBOL CONDITIONS APPLICABLE PINS MIN. TYP. MAX. UNIT NOTE DI7-DI0, XCK, LP, L/R, Input "Low" voltage VIL 0.2VDD V FR, MD, S/C, EIO1, 0.8VDD Input "High" voltage VIH VDD+0.7 V EIO2, /DISPOFF Output "Low" voltage VOL IOL = +0.4 mA +0.4 V EIO1, EIO2 Output "High" voltage VOH IOH = -0.4 mA VDD-0.4 V DI7-DI0, XCK, LP, L/R, A ILIL VI = LGND -10.0 Input leakage current FR, MD, S/C, EIO1, A +10.0 ILIH VI = VDD EIO2, /DISPOFF | VON| V0=30V 1.5 2.0 Output resistance RON Y1-Y240 k =0.5V V0=20V 2.0 2.5 A Standby current ISTB LGND 75.0 1 Supply current (1) VDD 2.0 mA 2 IDD1 (Non-selection) Supply current (2) VDD 12.0 mA 3 IDD2 (Selection) Supply current (3) I0 V0L, V0R 1.5 mA 4 NOTES: 1. VDD = +5.0 V, V0 = +30.0 V, Vi = LGND. 2. VDD = +5.0 V, V0 = +30.0 V, fXCK = 20 MHz, no-load, El = VDD. The input data is turned over by data taking clock (4-bit parallel input mode). 3. VDD = +5.0 V, V0 = +30.0 V, fXCK = 20 MHz, no-load, El = LGND. The input data is turned over by data taking clock (4-bit parallel input mode). 4. VDD = +5.0 V, V0 = +30.0 V, fXCK = 20 MHz, fLP = 41.6 kHz, fFR = 80 Hz, no-load. The input data is turned over by data taking clock (4-bit parallel input mode).
(Common Mode) (LGND=VSS =GND = 0V, VDD = +2.5 ~ +5.5V, V0 = + 15.0 ~ +30.0V, TOPR = -25 to +85 C) PARAMETER SYMBOL CONDITIONS APPLICABL E PINS MIN. TYP. MAX. UNIT NOTE DI7-DI0, XCK, LP, L/R Input "Low" voltage VIL 0.2VDD V FR, MD, S/C, EIO1, VIH 0.8VDD Input "High" voltage VDD+0.7 V EIO2, /DISPOFF Output "Low" voltage VOL IOL = +0.4 mA +0.4 V EIO1, EIO2 Output "High" voltage VOH IOH = -0.4 mA VDD-0.4 V DI7-DI0, XCK, LP, L/R A -10.0 ILIL VI = LGND FR, MD, S/C, EIO1, Input leakage current EIO2, /DISPOFF DI6-DI0, LP, L/R, FR, A ILIH VI = VDD +10.0 MD, S/C, /DISPOFF Input pull-down A VI = VDD DI7, XCK, EIO1, EIO2 100.0 IPD current | VON| V0=30V 1.5 2.0 Output resistance RON Y1-Y240 k =0.5V V0=20V 2.0 2.5 A Standby current ISPD LGND 75.0 1 A Supply current (1) IDD VDD 120.0 2 A Supply current (2) I0 V0L, V0R 240.0 2 NOTES: 1. VDD = +5.0 V, V0 = +30.0 V, VI = LGND 2. VDD = +5.0 V, V0 = +30.0 V, fLP = 41.6 kHz, fFR = 80 Hz, 1/480 duty operation, no-load.
Ver 2.1
Page 17/28
2009/08/19
ST8024
11.2
AC Characteristics
(Segment Mode 1) (LGND=VSS = GND = 0 V, VDD = +5.00.5 V, V0 = + 15.0 ~ +30.0V, TOPR = -25 to +85 C) PARAMETER SYMBOL CONDITIONS MIN TYP. MAX. UNIT NOTE Shift clock period tWCK tR,tF 10ns 50 ns 1 tWCKH ns Shift clock "H" pulse width 15 Shift clock "L" pulse width tWCKL 15 ns Data setup time tDS 10 ns Data hold time tDH 12 ns Latch pulse "H" pulse width tWLPH 15 ns Shift clock rise to latch pulse rise time tLD 0 ns Shift clock fall to latch pulse fall time tSL 30 ns Latch pulse rise to shift clock rise time tLS 25 ns Latch pulse fall to shift clock fall time tLH 25 ns Enable setup time tS 10 ns Input signal rise time tR 50 ns 2 Input signal fall time tF 50 ns 2 /DISPOFF removal time tSD 100 ns /DISPOFF "L" pulse width tWDL 1.2 s Output delay time (1) tD CL = 15 pF 30 ns Output delay time (2) tPD1, tPD2 CL = 15 pF 1.2 s Output delay time (3) tPD3 CL = 15 pF 1.2 s NOTES: 1. Takes the cascade connection into consideration. 2. (tWCK - tWCKH - tWCKL)/2 is maximum in the case of high speed operation.
(Segment Mode 2) (LGND=VSS =GND = 0V, VDD = +3.0 ~ +4.5V, V0 = + 15.0 ~ +30.0V, TOPR = -25 to +85 C) PARAMETER SYMBOL CONDITIONS MIN. TYP. MAX. UNIT NOTE Shift clock period tWCK tR,tF 10ns 66 ns 1 Shift clock "H" pulse width tWCKH 23 ns Shift clock "L" pulse width tWCKL 23 ns Data setup time tDS 15 ns Data hold time tDH 23 ns Latch pulse "H" pulse width tWLPH 30 ns Shift clock rise to latch pulse rise time tLD 0 ns Shift clock fall to latch pulse fall time tSL 50 ns Latch pulse rise to shift clock rise time tLS 30 ns Latch pulse fall to shift clock fall time tLH 30 ns Enable setup time tS 15 ns Input signal rise time tR 50 ns 2 Input signal fall time tF 50 ns 2 /DISPOFF removal time tSD 100 ns /DISPOFF "L" pulse width tWDL 1.2 s Output delay time (1) tD CL = 15 pF 41 ns Output delay time (2) tPD1, tPD2 CL = 15 pF 1.2 s Output delay time (3) tPD3 CL = 15 pF 1.2 s NOTES: 1. Takes the cascade connection into consideration. 2. (tWCK - tWCKH - tWCKL)/2 is maximum in the case of high speed operation.
Ver 2.1
Page 18/28
2009/08/19
ST8024
(Segment Mode 3) (LGND=VSS =GND = 0V, VDD = +2.5 ~ +3.0V, V0 = + 15.0 ~ +30.0V, TOPR = -25 to+85 C) PARAMETER SYMBOL CONDITIONS MIN. TYP. MAX. UNIT NOTE Shift clock period tWCK tR,tF 10ns 82 ns 1 Shift clock "H" pulse width tWCKH 28 ns Shift clock "L" pulse width tWCKL 28 ns Data setup time tDS 20 ns Data hold time tDH 23 ns Latch pulse "H" pulse width tWLPH 30 ns Shift clock rise to latch pulse rise time tLD 0 ns Shift clock fall to latch pulse fall time tSL 65 ns Latch pulse rise to shift clock rise time tLS 30 ns Latch pulse fall to shift clock fall time tLH 30 ns Enable setup time tS 15 ns Input signal rise time tR 50 ns 2 Input signal fall time tF 50 ns 2 /DISPOFF removal time tSD 100 ns /DISPOFF "L" pulse width tWDL 1.2 s Output delay time (1) tD CL = 15 pF 57 ns Output delay time (2) tPD1, tPD2 CL = 15 pF 1.2 s Output delay time (3) tPD3 CL = 15 pF 1.2 s NOTES: 1. Takes the cascade connection into consideration. 2. (tWCK - tWCKH - tWCKL)/2 is maximum in the case of high speed operation.
(Common Mode) (LGND=VSS = 0 V, VDD = +2.5 ~ +5.5V, V0 = +15.0 ~ +30.0V, TOPR = -25 to +85 C) CONDITIONS MIN. TYP. MAX. UNIT PARAMETER SYMBOL Shift clock period tWLP tR,tF 20ns 250 ns VDD = +5.0 0.5V 15 ns Shift clock "H" pulse width tWLPH VDD = +2.5+ 4.5V 30 ns Data setup time tSU 30 ns Data hold time tH 50 ns Input signal rise time tR 50 ns Input signal fall time tF 50 ns /DISPOFF removal time tSD 100 ns /DISPOFF "L" pulse width tWDL 1.2 s Output delay time (1) tDL CL = 15 pF 200 ns Output delay time (2) tPD1, t PD2 CL = 15 pF 1.2 s Output delay time (3) t PD3 CL = 15 pF 1.2 s
Ver 2.1
Page 19/28
2009/08/19
ST8024
11.3
Timing Chart of Segment Mode
tWLPH
LP
tLD tLS tSL tLH tWCKH tWCKL
XCK
tR tWCK tF tDS tDH
DI7 - DI0
LAST DATA
TOP DATA
tWDL
tSD
/DISPOFF
LP XCK
1 tS
2
n*
EI tD EO *n = 60 in 4-bit parallel input mode *n = 30 in 8-bit parallel input mode
FR tPD1 LP tPD2 /DISPOFF tPD3 Y1 - Y240
Figure 11-1
Timing Characteristics (3)
Ver 2.1
Page 20/28
2009/08/19
ST8024
11.4
Timing Chart of Common Mode
tWLP
LP
tR
tWLPH t SU
tF tH
EIO2
t DL
EIO1
tWDL
/DISPOFF
tSD
FR tPD1 LP tPD2 /DISPOFF tPD3 Y1 - Y240
Ver 2.1
Page 21/28
2009/08/19
ST8024
12
12.1
APPLICATION CIRCUIT
Application Circuit for Module
Ver 2.1
Page 22/28
2009/08/19
ST8024
13
PAD DIAGRAM
Unit : um
Pad#
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29
Name
VSS VSS GND GND VCC VCC DUMMY DBLKB DUMMY S/C DUMMY EIO2 DUMMY DI0 DUMMY DI1 DUMMY DI2 DUMMY DI3 DUMMY DI4 DUMMY DI5 DUMMY DI6 DUMMY DI7 DUMMY
X
-5464.70 -5384.70 -5308.70 -5232.70 -5156.70 -5080.70 -5004.50 -4735.10 -4465.70 -4196.30 -3926.90 -3657.50 -3388.10 -3118.70 -2849.30 -2579.90 -2310.50 -2041.10 -1771.70 -1502.30 -1232.90 -963.50 -694.10 -424.70 -155.30 114.10 383.50 652.90 922.30
Y
-471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00
Pad#
30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58
Name
XCK DUMMY /DISPOFF DUMMY LP DUMMY EIO1 DUMMY FR DUMMY L/R DUMMY MD DUMMY TEST1 GND GND VSS VSS DUMMY V34R V34R V12R V12R V0R V0R Y1 Y2 Y3
X
1191.70 1461.10 1730.50 1999.90 2269.30 2538.70 2808.10 3077.50 3346.90 3616.30 3885.70 4155.10 4424.50 4693.90 4963.30 5232.70 5308.70 5384.70 5464.70 5551.50 5557.00 5557.00 5557.00 5557.00 5557.00 5557.00 5557.00 5557.00 5557.00
Y
-471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -471.00 -394.80 -344.80 -294.80 -244.80 -194.80 -144.80 -94.80 -44.80 5.20
Ver 2.1
Page 23/28
2009/08/19
ST8024
59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 Y4 Y5 Y6 Y7 Y8 Y9 Y10 Y11 DUMMY Y12 Y13 Y14 Y15 Y16 Y17 Y18 Y19 Y20 Y21 Y22 Y23 Y24 Y25 Y26 Y27 Y28 Y29 Y30 Y31 Y32 Y33 Y34 Y35 Y36 Y37 Y38 Y39 Y40 Y41 Y42 Y43 Y44 Y45 Y46 Y47 Y48 Y49 Y50 Y51 Y52 5557.00 5557.00 5557.00 5557.00 5557.00 5557.00 5557.00 5557.00 5551.50 5425.00 5375.00 5325.00 5275.00 5225.00 5175.00 5125.00 5075.00 5025.00 4975.00 4925.00 4875.00 4825.00 4775.00 4725.00 4675.00 4625.00 4575.00 4525.00 4475.00 4425.00 4375.00 4325.00 4275.00 4225.00 4175.00 4125.00 4075.00 4025.00 3975.00 3925.00 3875.00 3825.00 3775.00 3725.00 3675.00 3625.00 3575.00 3525.00 3475.00 3425.00 55.20 105.20 155.20 205.20 255.20 305.20 355.20 405.20 474.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 Y53 Y54 Y55 Y56 Y57 Y58 Y59 Y60 Y61 Y62 Y63 Y64 Y65 Y66 Y67 Y68 Y69 Y70 Y71 Y72 Y73 Y74 Y75 Y76 Y77 Y78 Y79 Y80 Y81 Y82 Y83 Y84 Y85 Y86 Y87 Y88 Y89 Y90 Y91 Y92 Y93 Y94 Y95 Y96 Y97 Y98 Y99 Y100 Y101 Y102 3375.00 3325.00 3275.00 3225.00 3175.00 3125.00 3075.00 3025.00 2975.00 2925.00 2875.00 2825.00 2775.00 2725.00 2675.00 2625.00 2575.00 2525.00 2475.00 2425.00 2375.00 2325.00 2275.00 2225.00 2175.00 2125.00 2075.00 2025.00 1975.00 1925.00 1875.00 1825.00 1775.00 1725.00 1675.00 1625.00 1575.00 1525.00 1475.00 1425.00 1375.00 1325.00 1275.00 1225.00 1175.00 1125.00 1075.00 1025.00 975.00 925.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00
Ver 2.1
Page 24/28
2009/08/19
ST8024
159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 Y103 Y104 Y105 Y106 Y107 Y108 Y109 Y110 Y111 Y112 Y113 Y114 Y115 Y116 Y117 Y118 Y119 Y120 Y121 Y122 Y123 Y124 Y125 Y126 Y127 Y128 Y129 Y130 Y131 Y132 Y133 Y134 Y135 Y136 Y137 Y138 Y139 Y140 Y141 Y142 Y143 Y144 Y145 Y146 Y147 Y148 Y149 Y150 Y151 Y152 875.00 825.00 775.00 725.00 675.00 625.00 575.00 525.00 475.00 425.00 375.00 325.00 275.00 225.00 175.00 125.00 75.00 25.00 -25.00 -75.00 -125.00 -175.00 -225.00 -275.00 -325.00 -375.00 -425.00 -475.00 -525.00 -575.00 -625.00 -675.00 -725.00 -775.00 -825.00 -875.00 -925.00 -975.00 -1025.00 -1075.00 -1125.00 -1175.00 -1225.00 -1275.00 -1325.00 -1375.00 -1425.00 -1475.00 -1525.00 -1575.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 Y153 Y154 Y155 Y156 Y157 Y158 Y159 Y160 Y161 Y162 Y163 Y164 Y165 Y166 Y167 Y168 Y169 Y170 Y171 Y172 Y173 Y174 Y175 Y176 Y177 Y178 Y179 Y180 Y181 Y182 Y183 Y184 Y185 Y186 Y187 Y188 Y189 Y190 Y191 Y192 Y193 Y194 Y195 Y196 Y197 Y198 Y199 Y200 Y201 Y202 -1625.00 -1675.00 -1725.00 -1775.00 -1825.00 -1875.00 -1925.00 -1975.00 -2025.00 -2075.00 -2125.00 -2175.00 -2225.00 -2275.00 -2325.00 -2375.00 -2425.00 -2475.00 -2525.00 -2575.00 -2625.00 -2675.00 -2725.00 -2775.00 -2825.00 -2875.00 -2925.00 -2975.00 -3025.00 -3075.00 -3125.00 -3175.00 -3225.00 -3275.00 -3325.00 -3375.00 -3425.00 -3475.00 -3525.00 -3575.00 -3625.00 -3675.00 -3725.00 -3775.00 -3825.00 -3875.00 -3925.00 -3975.00 -4025.00 -4075.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00
Ver 2.1
Page 25/28
2009/08/19
ST8024
259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 Y203 Y204 Y205 Y206 Y207 Y208 Y209 Y210 Y211 Y212 Y213 Y214 Y215 Y216 Y217 Y218 Y219 Y220 Y221 Y222 Y223 Y224 Y225 -4125.00 -4175.00 -4225.00 -4275.00 -4325.00 -4375.00 -4425.00 -4475.00 -4525.00 -4575.00 -4625.00 -4675.00 -4725.00 -4775.00 -4825.00 -4875.00 -4925.00 -4975.00 -5025.00 -5075.00 -5125.00 -5175.00 -5225.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 467.00 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 Y226 Y227 Y228 Y229 DUMMY Y230 Y231 Y232 Y233 Y234 Y235 Y236 Y237 Y238 Y239 Y240 V0L V0L V12L V12L V34L V34L DUMMY -5275.00 -5325.00 -5375.00 -5425.00 -5551.50 -5557.00 -5557.00 -5557.00 -5557.00 -5557.00 -5557.00 -5557.00 -5557.00 -5557.00 -5557.00 -5557.00 -5557.00 -5557.00 -5557.00 -5557.00 -5557.00 -5557.00 -5551.50 467.00 467.00 467.00 467.00 474.00 405.20 355.20 305.20 255.20 205.20 155.20 105.20 55.20 5.20 -44.80 -94.80 -144.80 -194.80 -244.80 -294.80 -344.80 -394.80 -471.00
13.1
Gold Bump Size
Area (um ) 3480 2590 3480 2590 5100
2
Pad No. X Y 1~48(not DUMMY) 58 60 50~66,287~303 74 35 7~43(DUMMY only) 58 60 68~285 35 74 49,67,286,304 85 60 Wafer thickness = 67520um, Bump pad height = 15um, strength=30g
Ver 2.1
Page 26/28
2009/08/19
ST8024
14
APPLITION NOTE ( REFERENCE ONLY )
14.1 PCB and ITO layout notice: Pin Name ITO Resistor Values Less than 75 when VDD 3.0V, and the smaller the better LGND, GND, VDD, Vss V0R, V0L Less than 150 , and the smaller the better V12R, V12L, V34R, V12L Less than 250 , and the smaller the better PS : Above resistor value test on 3" LCD panel. 14.2 We suggest the ITO resistor for LCD panel is less than 15/Square, and the resistor value is as smaller as better. 14.3 Adjust V1 and V4 voltage to keep the V0-V1 = V4-VSS relation to get better display quality. The (V0-V1)-(V4-VSS) value had better less than 100mV. 14.4 Add 0.1uF high frequency by-pass capacitor to filter the noise on V0~V4 to VSS. 14.5 When OP follower circuit is used, please be sure the OP power is higher than V0 at least 1.5V. 14.6 EIO1 and EIO2 is enable pin for driver, please pay attention to the distance to avoid noise when cascade function is used. Two chip connecting distance is as shorter as better.
Ver 2.1
Page 27/28
2009/08/19
ST8024
15
REVISION
REVISION 0.20 0.21 0.24 0.25 0.26 0.27 0.28 0.29 0.30 0.31 1.0 1.2 1.3 1.4 1.5 1.6 1.7 DESCRIPTION Add pad location and gold bump data Add BLANK contrast control information Add TCP (F4) information Remove TCP information to another PDF file ST8024TCP(F4).PDF Gold bump strength=30g, update IC diagram Correct wrong word mistake Correct parameter name Correct DI to FLM Change operating temperature from -20C~85C to -25C~85C Change description of TEST1 pin in PIN DESCRIPTION(TCP) Add 1 and 48 Gold Bump size Modify TCP package Rename V5 to Vss and some pins' description Modify PAD sequence Add alignment mark Add max value for input high voltage Add wafer thickness information and roughly TCP drawing information. Modify chip size and thickness with scribe line and Spec arrangement
Modify all the data about absolute max voltage and recommend max voltage Modify Pad Diagram Add application note Modify Pad Location
PAGE
DATE
16 1-27
2006/12/11 2006/12/25
1.8 1.9 2.0 2.1
2,16-19 23 27 24
2007/05/25 2008/1/14 2008/05/07 2009/0819
The above information is the exclusive intellectual property of Sitronix Technology Corp. and shall not be disclosed, distributed or reproduced without permission from Sitronix.
Ver 2.1
Page 28/28
2009/08/19

▲Up To Search▲

Price & Availability of ST8024

	To Download ST8024 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .